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Abstract. Simulink is the de facto industrial standard for designing embedded control systems.
When dealing with the formal verification of Simulink models, we face the problem of translating
the graphical language of Simulink, namely, hierarchical block diagrams (HBDs), into a formalism
suitable for verification. In this paper, we study the translation of HBDs into the compositional
refinement calculus framework for reactive systems. Specifically, we consider as target language
an algebra of atomic predicate transformers to capture basic Simulink blocks (both stateless and
stateful), composed in series, in parallel, and in feedback. For a given HBD, there are many possible
ways to translate it into a term in this algebra, with different tradeoffs. We explore these tradeoffs,
and present three translation algorithms. We report on a prototype implementation of these algo-
rithms in a tool that translates Simulink models into algebra terms implemented in the Isabelle
theorem prover. We test our tool on several case studies including a benchmark Simulink model
by Toyota. We compare the three translation algorithms, with respect to size and readability of
generated terms, simplifiability of the corresponding formulas, and other metrics.
1 Introduction
Simulink3 is a widely used tool for modeling and simulating embedded control systems. Simulink uses a
graphical language based on hierarchical block diagrams (HBDs). HBDs are networks of interconnected
blocks, which can be either basic blocks from Simulink’s libraries, or composite blocks (subsystems), which
are themselves HBDs. Hierarchy can be seen as the primary modularization mechanism that Simulink
offers, which allows to master complexity of large models, improve their readability, and so on.
Our work seeks to develop methods and tools for compositional analysis of HBDs, including but
not limited to Simulink models. By “compositional” we mean exploiting the hierarchical structure of
these diagrams, for instance, reasoning about individual blocks and subsystems independently, and then
composing the results to reason about more complex systems. By “analysis”, we mean different types of
checks, including exhaustive verification (model-checking), but also more “lightweight” analyses such as
compatibility checking, which aims to check whether the connections between two or more blocks in the
diagram are valid, i.e., are the blocks compatible.
We base our work on the refinement calculus for reactive systems [22,19]. In this framework, sys-
tems are modeled as predicate and property transformers [2,19]. Open, non-deterministic, and non-input-
receptive systems can be modeled in the framework. Serial, parallel, and feedback composition operators
can be used to form more complex systems from simpler ones. Compatibility can be checked during such
compositions. Both safety and liveness properties can be expressed in the framework (e.g., using LTL)
and used for verification. In addition, the framework includes the notion of refinement, a binary rela-
tion between components, which characterizes substitutability (when can a component replace another
one while preserving system properties). Refinement has multiple usages, including compositional and
incremental design, and reusability. This makes the framework compelling for application on tools like
Simulink, which have a naturally compositional hierarchical language.
? This work has been partially supported by the Academy of Finland, the U.S. National Science Foundation
(awards #1329759 and #1139138), and by UC Berkeley’s iCyPhy Research Center (supported by IBM and
United Technologies).
3 http://www.mathworks.com/products/simulink/
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Fig. 1: Three ways to view and translate the same block diagram.
In order to use refinement calculus4 with Simulink, we need to translate the graphical language of
Simulink (HBDs) into the algebra of composite transformers. This translation raises interesting problems,
and these are the topic of this paper.
To illustrate some of the questions that arise, consider the block diagram in Fig. 1a. Let PA and
PB be transformers modeling the blocks A and B in the diagram. How should we compose PA and PB
in order to get a transformer that represents the entire diagram? As it turns out, there are many such
compositions possible. One option is to compose first PA and PB in series, and then compose the result
in feedback, following Fig. 1a. This results in the composite transformer feedbacka(PA ◦ (PB ‖ Id)), where
◦ is composition in series, ‖ in parallel, and feedbackx is feedback applied on port x. Id is the transformer
representing the identity function. A has two outputs and B only one input, therefore to connect them
in series we first form the parallel composition PB ‖ Id, which represents a system with two inputs.
Another option is to compose the blocks in series in the opposite order, PB followed by PA, and
then apply feedback. This results in the transformer feedbackc((PB ‖ Id) ◦ PA). A third option is to
compose the two blocks first in parallel, and then apply feedback on the two ports a, c. This results in
the transformer feedbacka,c(PA ‖PB). Although semantically equivalent, these three transformers have
different computational properties.
Clearly, for complex diagrams, there are many possible translation options. In this paper we study
these options in depth. Our main contributions are the following. First, we present three different trans-
lation strategies: feedback-parallel translation which forms the parallel composition of all blocks, and then
applies feedback; incremental translation which orders blocks topologically and composes them one by
one; and feedbackless translation, which avoids feedback composition altogether, provided the original
block diagram has no algebraic loops. Second, we discuss the tradeoffs of these strategies, in terms of
several metrics, including the size of the resulting expressions, readability, and also simplifiability, which
can generally be defined as how easy/automatic it is to simplify the expressions into simple formulas
characterizing the overall system. Third, we report on a prototype tool which implements the three trans-
lation strategies. The tool takes as input hierarchical Simulink models and generates composite predicate
transformers implemented in the Isabelle proof assistant5. Isabelle or other tools are then used to simplify
the corresponding formulas, to perform verification, etc. We evaluate and compare the three translation
strategies on several case studies, including a Fuel Control System benchmark by Toyota [11,12].
Paper structure. In §2 we present the basic modeling notions in Simulink for designing hierarchical
systems and their semantics. We illustrate these notions on a toy running example, a 1-step counter. §3
depicts the predicate transformer algebra containing atomic and composite terms and three composition
operators. Some examples on how to formalize atomic Simulink blocks with predicate transformers are
presented. In §4, the three translation strategies of Simulink hierarchical block diagrams to composite
predicate transformers are described and illustrated on examples. We report on the tool support in §5 and
we validate the approach on two case studies. We discuss the benefits and drawbacks of each translation
strategy with respect to different metrics. Finally, we discuss the related work before concluding.
4 but also any other framework that relies on an algebra of atomic components composed with operators such
as serial, parallel, and feedback
5 https://isabelle.in.tum.de/
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Fig. 2: Simulink model of a counter with step 1.
2 Hierarchical Block Diagrams in Simulink
A Simulink HBD is a network of blocks interconnected by wires. Blocks can be either basic blocks from
the Simulink libraries, or composite blocks (subsystems). A basic block is described by: (1) a label, (2)
a list of parameters, (3) a list of in- and out-ports, (4) a vector of state variables with predefined initial
values (i.e., the local memory of a block) and (5) functions to compute the outputs and next state
variables. The outputs are computed from the inputs, current state and parameters. State variables are
updated by a function with the same arguments. Subsystems are defined by their label, list of in- and
out-ports, and the list of block instances that they contain – both atomic and composite.
Simulink allows to model both discrete and continuous-time blocks. For example, UnitDelay is a
discrete-time block which outputs at step n the input at step n − 1. An Integrator is a continuous-time
block whose output is described by a differential equation solved with numerical methods. We interpret
a Simulink model as a discrete-time model (essentially an input-output state machine, possibly infinite-
state) which evolves in a sequence of discrete steps. Each step has duration ∆t, which is a parameter
(user-defined or automatically computed by Simulink based on the blocks’ time rates). In this paper we
consider single-rate models. We also assume that Simulink models are free from algebraic loops, that
is, feedback loops resulting in instantaneous cyclic dependencies. We can have feedback loops, but they
must be “broken” by blocks such as UnitDelay or Integrator, as in the example that follows.
Running example. Throughout the paper we illustrate our methods using a simple example of a counter,
shown in Fig. 2. This is a hierarchical (two-level) Simulink model. The top-level diagram (Fig. 2a) contains
three block instances: the step of the counter as a Constant basic block, the subsystem DelaySum, and the
Scope basic block which allows to view simulation results. The subsystem DelaySum (Fig. 2b) contains
a UnitDelay block instance which represents the state of the counter. UnitDelay can be specified by the
formula a = s ∧ s′ = c, where c is the input, a the output, s the current state and s′ the next state
variable. We assume that s is initially 0. The Add block instance adds the two input values and outputs
the result in the same time step: c = f + e. The junction after wire a (black dot in the figure) can be
seen as a basic block duplicating (or splitting) its input to its two outputs: f = a ∧ g = a.
3 Atomic and Composite Predicate Transformers
Monotonic predicate transformers [7] (MPTs) are an expressive formalism, used within the context of
programming languages to model non-determinism, correctness (both functional correctness and termi-
nation), and refinement [2]. In this section we show how MPTs can also model input-output systems
such as state machines, and by extension also capture the semantics of block diagrams a` la Simulink.
The idea is to represent the computation step of a state machine using an MPT which has the inputs of
the state machine and the current state variable as inputs, and the outputs of the state machine and the
next state variable as outputs. We also discuss MPT composition operators.
3.1 Monotonic Predicate Transformers for Modeling Systems
A predicate on Σ is a function q : Σ → Bool. Predicate q can also be seen as a subset of Σ: for σ ∈ Σ, σ
belongs to the subset iff q(σ) is true. Predicates can be ordered by the subset relation: we write q ≤ q′
if predicate q, viewed as a set, is a subset of q′. Pred(Σ) denotes the set of predicates Σ → Bool.
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A predicate transformer is a function S : (Σ′ → Bool)→ (Σ → Bool), or equivalently, S : Pred(Σ′)→
Pred(Σ). S takes a predicate on Σ′ and returns a predicate on Σ. S is monotonic if ∀q, q′ : q ≤ q′ ⇒
S(q) ≤ S(q′).
Traditionally, MPTs have been used to model sequential programs using weakest precondition se-
mantics. Given a MPT S : (Σ′ → Bool) → (Σ → Bool), and a predicate q′ : Σ′ → Bool capturing a set
of final states, S(q′) captures the set of all initial states, such that if the program is started in any state
in S(q′), it is guaranteed to finish in some state in q′. But this is not the only possible interpretation of
S. S can also model input-output systems. For instance, S can model a stateless system with a single
inport ranging over Σ, and a single outport ranging over Σ′. Given a predicate q′ characterizing a set
of possible output values, S(q′) characterizes the set of all input values which, when fed into the system,
result in the system outputting a value in q′. As an example, the identity function can be modeled by
the MPT Id : Pred(Σ)→ Pred(Σ), defined by Id(q) = q, for any q.
MPTs can also model stateful systems. For instance, consider the UnitDelay described in §2. Let the
input, output, and state variable of this system range over some domain Σ. Then, this system can be
modeled as a MPT S : Pred(Σ × Σ) → Pred(Σ × Σ). The Cartesian product Σ × Σ captures pairs of
(input, current state) or (output, next state) values. Intuitively, we can think of this system as a function
which takes as input (x, s), the input x and the current state s, and returns (y, s′), the output and the
next state s′, such that y = s and s′ = x. The MPT S can then be defined as follows:
S(q) = {(x, s) | (s, x) ∈ q}.
In the definition above we view predicates q and S(q) as sets.
Syntactically, a convenient way to specify systems is using formulas on input, output, and state
variables. For example, the identity system can be specified by the formula y = x, where y is the output
variable and x is the input. The UnitDelay system can be specified by the formula y = s ∧ s′ = x. We
next introduce operators which define MPTs from predicates and relations.
For a predicate p : Σ → Bool and a relation r : Σ → Σ′ → Bool, we define the assert MPT,
{p} : Pred(Σ)→ Pred(Σ), and the non-deterministic update MPT, [r] : Pred(Σ′)→ Pred(Σ), where:
{p}(q) = (p ∧ q) and [r](q) = {σ | ∀σ′ : σ′ ∈ r(σ)⇒ σ′ ∈ q}
Transformer {p} is used to model non-input-receptive systems, that is, systems where some inputs are
illegal [22]. {p} constrains the inputs so that they must satisfy predicate p. It accepts only those inputs
and behaves like the identity function. That is, {p} models a partial identity function, restricted to the
domain p. Transformer [r] models an input-receptive but possibly non-deterministic system. Given input
σ, the system chooses non-deterministically some output σ′ such that σ′ ∈ r(σ) is true. If no such σ′
exists, then the system behaves miraculously [2]. In our framework we ensure non-miraculous behavior,
as explained below.
To model basic Simulink blocks, we often combine {p} and [r] using the serial composition operator
◦, which for predicate transformers is simply function composition. Given two MPTs S : Pred(Σ2) →
Pred(Σ1) and T : Pred(Σ3) → Pred(Σ2), their serial composition (S ◦ T ) : Pred(Σ3) → Pred(Σ1) is
defined as (S ◦ T )(q) = S(T (q)).
For example, consider a system with two inputs x, y and one output z, performing the division z = xy .
We want to state that division by zero is illegal, and therefore, the system should reject any input where
y = 0. This system can be specified as the MPT
Div = {λx, y : y 6= 0} ◦ [λ(x, y), z : z = x
y
]
where we employ lambda-notation for functions. Note that [λ(x, y), z : z = xy ] alone is not enough to
capture Div, because it allows illegal inputs where y = 0 (and then behaves miraculously). The same is
true for [λ(x, y), z : y 6= 0 ∧ z = xy ]. To ensure non-miraculous behavior, we always model non-input-
receptive systems using a suitable assert transformer {p}.
For a function f : Σ → Σ′ the functional update [f ] : Pred(Σ′)→ Pred(Σ) is defined as [λσ, σ′ : σ′ =
f(σ)] and we have
[f ](q) = {σ | f(σ) ∈ q} = f−1(q)
Functional predicate transformers are of the form {p}◦[f ], and relational predicate transformers are of
the form {p}◦[r], where p is a predicate, f is a function, and r is a relation. Atomic predicate transformers
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are either functional or relational transformers. Div is a functional predicate transformer which can also
be written as Div = {λx, y : y 6= 0} ◦ [λx, y : xy ].
For assert and update transformers based on Boolean expressions we introduce a simplified nota-
tion that avoids lambda abstractions. If P is Boolean expression on some variables x1, . . . , xn, then
{x1, . . . , xn : P} denotes the assert transformer {λx1, . . . , xn : P}. Similarly if R is a Boolean expression
on variables x1, . . . , xn, y1, . . . , yk and F is a tuple of numerical expressions on variables x1, . . . , xn, then
[x1, . . . , xn  y1, . . . , yk : R] and [x1, . . . , xn  F ] are notations for [λ(x1, . . . , xn), (y1, . . . , yk) : R] and
[λx1, . . . , xn : F ], respectively. With these notations the Div transformer becomes:
Div = {x, y : y 6= 0} ◦ [x, y  x
y
]
3.2 More Examples of Atomic Predicate Transformers
We already saw how to model basic Simulink blocks like Id and Div. Next we provide more examples,
such as constants, delays, and integrators. A constant block parameterized by constant c has no input,
and a single output equal to c. As a predicate transformer the constant block has as input the empty
tuple (), and outputs the constant c:
Const(c) = [() c]
The unit delay block is modeled as the atomic predicate transformer
UnitDelay = [x, s s, x]
Simulink includes continuous-time blocks such as the integrator, which computes the integral
∫ x
0
f
of a function f . Simulink uses different integration methods to simulate this block. We use the Euler
method with fixed time interval dt , a parameter. If x is the input, y the output, and s the state variable
of the integrator, then y = s and s′ = s+ x · dt . Therefore, the integrator can be modeled as the MPT
Integrator(dt) = [x, s s, s+ x · dt ]
All other Simulink atomic blocks fall within these cases discussed above. Relation (1) introduces the
definitions of some blocks that we use in our examples.
Add = [x, y  x+ y] Split = [x x, x] Scope = Id (1)
3.3 Composite Predicate Transformers
Basic Simulink blocks are modeled using atomic predicate transformers. To model arbitrary block dia-
grams, we use composite predicate transformers (CPTs). These are expressions over the atomic predicate
transformers using serial, parallel, and feedback composition operators. Serial composition ◦ was already
introduced in §3.1. Next we define the parallel and the feedback operators.
For S : Pred(Y ) → Pred(X), and T : Pred(Y ′) → Pred(X ′), the parallel composition of S and T ,
denoted S ‖T : Pred(Y × Y ′)→ Pred(X ×X ′) is defined as
(S ‖T )(q) = {(x, x′) | ∃p, p′ : p× p′ ≤ q ∧ x ∈ S(p) ∧ x′ ∈ T (p′)}
For S : Pred(U × Y ) → Pred(U ×X), the feedback of S, denoted feedback(S) : Pred(Y ) → Pred(X)
is defined as
feedback(S) = [x x, x] ◦ (sel(S) ‖ Id) ◦ S ◦ [v, y  y]
where
sel(S) = {x : ∃u : (u, x) ∈ S(>)} ◦ [x u, x : (u, x) ∈ S(>)] ◦ S ◦ [v, y  v]
In this definition > is the total predicate (>.x is true for all x), and S(>) is the set of all legal inputs
of S. The feedback operation is designed such that it provides the expected result for a PT S when its
first output v depends only on the second input x. Intuitively this case is represented in Fig.3c. If S has
this special form, then sel(S) selects the component T ′ (sel(S) = T ′). The component T is S ◦ [v, y  y],
and the feedback of S is represented in Figure 3d: [x  x, x] ◦ (T ′ ‖ Id) ◦ T . Proper Simulink diagrams
(those without algebraic loops) satisfy this property.
Next we introduce two lemmas for unfolding the composition operators when they are applied to
relational and functional predicate transformers. For serial and parallel compositions we have:
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Lemma 1. For p, p′, r, r′, f , and f ′ of appropriate types we have:
(i) {p} ◦ [r] ◦ {p′} ◦ [r′] = {x : x ∈ p ∧ (∀y : y ∈ r(x)⇒ y ∈ p′)} ◦ [r ◦ r′]
(ii) {p} ◦ [f ] ◦ {p′} ◦ [f ′] = {p ∧ (p′ ◦ f)} ◦ [f ′ ◦ f ]
(iii) ({p} ◦ [r]) ‖({p′} ◦ [r′]) = {x, y : x ∈ p ∧ y ∈ p′} ◦ [x, y  u, v : u ∈ r(x) ∧ v ∈ r′(y)]
(iv) ({p} ◦ [f ]) ‖({p′} ◦ [f ′]) = {x, y : x ∈ p ∧ y ∈ p′} ◦ [x, y  f(x), f ′(y)]
For feedback we have:
Lemma 2. For p, r, f and f ′ of appropriate types we have:
(i) feedback({p} ◦ [r]) =
{x : (∃u : (u, x) ∈ p) ∧ (∀a : (∃u : (u, x) ∈ p ∧ (∃y : (a, y) ∈ r(u, x)))⇒ (a, x) ∈ p)}
◦ [x y : (∃v : (∃u : (u, x) ∈ p ∧ (∃y : (v, y) ∈ r(u, x))) ∧ (v, y) ∈ r(v, x))]
(ii) feedback({p} ◦ [u, x f ′(x), f(u, x)]) = {x : (f ′(x), x) ∈ p)} ◦ [x f(f ′(x), x)]
Lemma 2.(i) gives a general formula for unfolding the feedback of a relational predicate transformer,
and Lemma 2.(ii) shows that the feedback works as expected when applied to a functional predicate
transformer as in Fig.3c. Although feedback operations applied to a proper Simulink diagrams are always
of the form from Fig.3c, when translating arbitrary diagrams compositionally to CPTs, we may not be
able to identify the components f ′ and f . Because of this, to simplify the CPTs, we need to use Lemma
2.(i), and rely on a powerful simplification mechanism that will eliminate the quantifiers. Another problem
with Lemma 2.(i) is that, although atomic Simulink blocks are functional, after applying the feedback
we obtain a relational PT.
As an illustration of how CPTs are used in this work, consider our running example (Fig. 2). An
example translation of the DelaySum subsystem and of the top-level Simulink model yields the following
two CPTs:
DelaySum = feedback((Add ‖ Id) ◦ UnitDelay ◦ (Split ‖ Id))
Counter = (Const(1) ‖ Id) ◦ DelaySum ◦ (Scope ‖ Id) (2)
The Id transformers in these definitions are for propagating the state introduced by the unit delay.
Expanding the definitions of the atomic blocks, and applying Lemmas 1.(iv), 2.(ii), and 1.(ii) we obtain
the simplified definitions:
DelaySum = [x, s s, s+ x] and Counter = [s s, s+ 1] (3)
Our goal is to perform automatically, (a) the translation from Simulink diagrams (Fig. 2) to CPTs
(Defs.(2)); and (b) the expansion and simplification from (2) to (3). In the next section we discuss
problem (a). For (b), we use Isabelle and related tools.
4 From Hierarchical Block Diagrams to Composite Predicate Transformers
We want to translate HBDs to CPTs.6 As illustrated in the introduction, this mapping is not unique: for
a given HBD, there are many possible CPTs that we could generate. As we shall see in §5, these CPTs,
although semantically equivalent, have different simplifiability properties. In this section, we describe
three different translation strategies.
The overall translation flow consists in the following steps:
6 We mention that this model-to-text translation is generic enough to accept as input any graphical hierarchical
block diagrams, and it is not restricted to Simulink.
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1. Parsing of the Simulink model diagram(s) in order to extract the relevant information about the
system structure (i.e. blocks, connectors) and its processing (e.g., wire instantiation).
2. Mapping of each elementary atomic block to an atomic property transformer. These PTs are gener-
ated at runtime based on the customizable number of inputs and outputs of atomic blocks. Examples
of PTs for atomic blocks have been provided in §3.1.
3. Building CPTs from hierarchical structures by applying different translation strategies on compo-
nents’ compositions.
4. Producing a complete Isabelle theory subjected to analysis and verification.
This process is automatized by a compiler which is described in §5.1. In the following we focus on the
translation strategies for HBDs.
4.1 Internal Representation of HBDs
In order to manipulate Simulink HBDs, we define an internal representation of a Simulink model as a data
structure in our tool. This internal representation is faithful to the graphical one. Each block instance A
consists of a list of inputs A.in, a list of outputs A.out and a predicate transformer A.cpt. Moreover, if
the block instance corresponds to a subsystem it will also enclose the list of contained components. By
component we refer in the following to block instances as described by the internal representation.
The lists of inputs/outputs are made of variables (i.e. names), which in case of vector data are indexed
over the number of elements in the vector. Wires between block instances are modeled by variables name
matching, i.e., the output of a component has the same name as the input of its target. We use the
following operations on input/output lists: (1) + is list concatenation, (2) ∩ is list intersection which
preserves the order of elements from the first operand, and (3) \ is list difference which again preserves
the order of elements of the first operand. The CPT for a component either is of a predefined type in
case of an atomic block or is obtained by applying composition operators on the contained components’
CPTs.
In what follows, we describe how a flat (non-hierarchical), connected diagram is translated. If the
diagram consists of many disconnected “islands”, we can simply translate each island separately. Hier-
archical diagrams are translated bottom-up: we first translate the subsystems, then their parent, and so
on.
4.2 Composition Algorithms for Simulink Components
In the following we design and implement algorithms that apply the composition operators – parallel,
serial, and feedback – on any two components A and B for producing the CPT. These algorithms are
then used within the translation strategies to obtain the diagram’s CPT.
Firstly, we present a decision procedure (Algorithm 1) that determines which composition operators(s)
should be applied based on the dependencies between A and B. Also, components are ordered such that
the number of “eliminated” wires is maximized. If A and B are not connected, parallel composition is
applied. Otherwise, serial composition is used, possibly together with feedback if necessary.
On the example from Fig.1a, compose(A,B) will yield the composition of A and B in series encased
in a feedback. compose(B,A) gives the feedback of the serial composition of B and A, represented in
Fig.1b. Fig.1c will not be produced by the decision procedure.
Each of the algorithms parallel, feedback, and serial creates a new component that replaces
within the diagram the components A and B. Therefore, we need to compute the list of inputs, outputs
and the CPT.
Algorithm 2 details the component obtained by applying the parallel composition operator between
A and B. The lists of inputs/outputs of the new component res are given by the concatenation of
the individual lists of inputs and outputs respectively. The CPT is written as PA ‖PB . On Fig.1c,
parallel(A,B) gives a component with inputs {a, b, c}, outputs {c, d, a}, and the previous CPT.
The feedback algorithm represented in Algorithm 3 applies on a component A with the feedback
variables computed as the intersection between its inputs and outputs. The new component has those
inputs and outputs which are not feedback variables. The CPT is written as the successive application
of the feedback operator on all feedback variables. Recall that the feedback operator applies on one
variable at a time. The feedback variables must come first in matching order in the input and output
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Algorithm 1 Decision procedure for the composition of two components A and B.
1: procedure compose(A,B)
2: A2B wires← A.out ∩B.in
3: B2A wires← B.out ∩A.in
4: if A2B wires = ∅ and B2A wires = ∅ then
5: return product(A,B)
6: end if
7: if |B2A wires| ≤ |A2B wires| then
8: if |B2A wires| = 0 then
9: return serial(A,B)
10: else
11: return feedback(serial(A,B))
12: end if
13: else
14: if |A2B wires| = 0 then
15: return serial(B,A)
16: else
17: return feedback(serial(B,A))
18: end if
19: end if
20: end procedure
Algorithm 2 Parallel operator-based composition for two blocks A and B.
1: product(A,B)
2: res.in← A.in + B.in
3: res.out← A.out + B.out
4: res.cpt← A.cpt ‖B.cpt
5: return res
lists. Therefore we need to reorder variables, which is achieved by the first and last expressions of the
feedback operator on line 5.
Algorithm 3 Feedback operator application on a block A.
1: feedback(A)
2: fdbv ← A.in ∩A.out
3: res.in← A.in \ fdbv
4: res.out← A.out \ fdbv
5: res.cpt← [fdbv + res.in A.in] ◦A.cpt ◦ [A.out fdbv + res.out]
6: for i=1 to |fdbv| do
7: res.cpt← feedback(res.cpt)
8: end for
9: return res
On Fig.1c, feedback(parallel(A,B)) gives the component with input b and output d. The explicit
CPT is written: feedback(feedback([a, c, b a, b, c] ◦ (PA ‖PB) ◦ [c, d, a a, c, d])).
The serial function, described by Algorithm 4, proceeds as follows. It computes the unmatched
inputs of B and the unmatched outputs of A. The inputs of the new component are those of A and
the unmatched inputs of B. The outputs are those of B and the unmatched outputs of A. We transfer
the unmatched inputs/outputs with the Id put in parallel with the according component. The the CPT
is given as the serial composition of these expressions, interlaced with a variable reordering expression
(line 16) to match the components.
On Fig.1a, the algorithm creates a component with inputs {a, b} and outputs {a, d}. Since d is an
unmatched output of A, the CPT of B is composed in parallel with Id. Therefore, we obtain the CPT:
PA ◦ (PB ‖ Id). On Fig.1b, serial(B,A) yields a component with inputs {c, b} and outputs {c, d}. Now,
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Algorithm 4 Serial operator-based composition of two blocks A and B.
1: serial(A,B)
2: B unc in← B.in \A.out
3: res.in← A.in + B unc in
4: A unc out← A.out \B.in
5: res.out← B.out + A unc out
6: if |B unc in| = 0 then
7: cptA← A.cpt
8: else
9: cptA← A.cpt ‖ Id
10: end if
11: if |A unc out| = 0 then
12: cptB ← B.cpt
13: else
14: cptB ← B.cpt ‖ Id
15: end if
16: res.cpt← cptA ◦ [A.out + B unc in B.in + A unc out] ◦ cptB
17: return res
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Fig. 4: Translation strategies for the DelaySum subsystem of Fig.2b.
b is an unmatched input for A and again we use Id to transfer it. Then, the CPT is: (PB ‖ Id) ◦ PA. To
obtain the diagrams CPTs, we apply Algorithm 3.
4.3 Translation Algorithms for HBDs
Hierarchical block diagrams are translated into CPTs by applying a mixture of the three composition
operators (and in consequence algorithms) on the predicate transformers corresponding to the contained
components. There are several strategies in which (C)PTs can be assembled together accordingly to the
block diagram: (1) by considering all components “running” in parallel and reconnecting them through
feedback, (2) exploiting the connections between components and maximizing the usage of serial compo-
sitions and (3) reorganizing components (after some syntactic sugar constructions) in order to eliminate
the feedback operator and use only the parallel and serial ones. As we will show in §5, a minimal number
of applied feedback operators (or even zero) is desirable to optimize the expansion and simplification
procedure of CPTs, which is of great interest in performing compatibility and verification checks.
Feedback-parallel translation. The feedback-parallel translation strategy (FP) first composes all com-
ponents in parallel, and then connects outputs to inputs by applying feedback operations (with appro-
priate wiring where necessary). FP is illustrated in Fig.4a, for the DelaySum component of Fig.2b. Split
models the junction after wire a.
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Fig. 5: Diagram ConstDiv illustrating interesting behavior of incremental translation.
Applying FP on the DelaySum diagram yields the following CPT:
DelaySum = feedback3([f, c, a, e, s f, e, c, s, a]
◦ (Add ‖UnitDelay ‖ Split) ◦ [c, a, s′, f, g  f, c, a, s′, g])
where feedback3(·) = feedback(feedback(feedback(·))) denotes application of the feedback operator 3
times, on the variables f , c, and a, respectively (recall that feedback works only on one variable at a
time, the first input and first output of the argument transformer). In order to apply feedback3 to the
parallel composition Add ‖UnitDelay ‖ Split, we first have to reorder its inputs and outputs, such that
the variables on which the feedbacks are applied come first in matching order. This is achieved by the
rerouting transformers [f, c, a, e, s f, e, c, s, a] and [c, a, s′, f, g  f, c, a, s′, g].
Incremental translation. The incremental translation strategy (IT) composes components one by one,
after having ordered them in topological order according to the dependencies in the diagram.
The IT strategy is illustrated in Fig.4b. First, topological sorting yields the order Add,UnitDelay,
Split. So IT first composes Add and UnitDelay. Since the two are connected with c, serial composition is
applied, obtaining the CPT
ICC1 = (Add ‖ Id) ◦ UnitDelay
Next, IT composes ICC1 with Split. This requires both serial composition and feedback, and yields
the final CPT:
DelaySum = feedback(ICC1 ◦ (Split ‖ Id))
It is worth noting that composing systems incrementally in this way might result in not the most
natural compositions. For example, consider the diagram from Fig.5. The “natural” CPT for this diagram
is probably: (Const(1) ‖Const(0)) ◦Div ◦ Split ◦ (Scope ‖Scope). Instead, IT generates the following CPT:
(Const(1) ‖Const(0))◦Div◦Split◦(Scope ‖ Id)◦(Id ‖Scope). More sophisticated methods may be developed
to extract parallelism in the diagram and avoid redundant Id compositions like in the above CPT. This
study is left for future work.
Feedbackless translation. As we shall see in §5, feedback is problematic for simplification. The reason
is that general feedback does not generally preserve the functional predicate transformer property. It
also introduces formulas with quantifiers, as explained in §3, and quantifier elimination is not always
easy. We would like therefore to avoid the feedback operator in the generated CPTs as much as possible.
The feedbackless translation strategy (NFBT) avoids feedback altogether. The key idea is that, since the
diagram has no algebraic loops, we should be able to eliminate feedback and replace it with direct oper-
ations on current- and next-state variables, just like with basic blocks. In particular, we can decompose
UnitDelay into two Id transformers, denoted Idud1 and Idud2: Idud1 computes the next state from the input,
while Idud2 computes the output from the current state.
Generally, we decompose all components having multiple outputs into several components having
each a single output. For each new component we keep only the inputs they depend on, as shown in
Fig.4c. Thus, the Split component from Fig.4b is also divided into two Id components, denoted Idsplt1 and
Idsplt2.
Decomposing into components with single outputs allows to compute a separate CPT for each of the
outputs. Then we take the parallel composition of these CPTs to form the CPT of the entire diagram.
On the example from Fig.4c, this translation proceeds as follows. It takes the component UD2 and its
targets Split2 and Split1, and replaces them by the new components UD2 ◦ Split2 and UD2 ◦ Split1. Next
it takes the component UD2 ◦ Split1 and its target Add, and replaces them by ((UD2 ◦ Split1) ‖ Id) ◦Add.
In the final step it takes ((UD2 ◦ Split1) ‖ Id) ◦ Add and its target UD1 and replaces them by ((UD2 ◦
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Split1) ‖ Id) ◦ Add ◦ UD1. This procedure stops when all components have been connected. In general we
obtain one component for every output of the systems, and for this example we obtain two components.
In the end these components are composed in parallel to get the CPT. For this example we obtain:
DelaySum = [s, e s, s, e] ◦
((
Idud2 ◦ Idsplt2
) ‖ (((Idud2 ◦ Idsplt1) ‖ Id) ◦ Add ◦ Idud1))
Because Idud1, Idud2, Idsplt1 and Idsplt2 are all Ids, and Id ◦ A = A ◦ Id = A and Id ‖ Id = Id (thanks to
polymorphism), this CPT is reduced to DelaySum = [s, e s, s, e] ◦ (Id ‖Add). The direct generation of
this simpler CPT is possible, and part of future work.
5 Implementation and Evaluation
We implemented the translation algorithms presented in §4 into a prototype tool called the simulink2isabelle
compiler, downloadable from http://users.ics.aalto.fi/iulia/sim2isa.shtml. In this section we
present the tool and report evaluation results on several case studies, including an industrial-grade
benchmark by Toyota [11,12].
5.1 Toolset
The simulink2isabelle compiler, written in Python, takes as input Simulink files in XML format and
produces valid Isabelle theories that can be subjected to compatibility checking and verification. The
compiler currently handles a sufficiently large subset of the Simulink libraries able to express industrial-
grade models such as the Toyota benchmarks. Extending the compiler to handle even more basic blocks
is ongoing work.
During the parsing and preprocessing phase of the input Simulink file, the tool performs a set of checks,
including algebraic loop detection, unsupported blocks and/or block parameters, malformed blocks (e.g.,
a function block referring to a nonexistent input), etc., and issues possible warnings/errors.
The tool implements all three translation strategies, and takes two additional options: flat (flatten
diagram) and io (intermediate outputs). Option flat flattens the hierarchy of the HBD and produces
a single diagram consisting only of basic blocks (no subsystems), on which the translation is then ap-
plied. Note that FP and IT are by design compositional, i.e., they preserve the hierarchical structure
of the model. However, using the flat option discards this feature. Option io generates and names all
intermediate CPTs produced during the translation process. These names are then used in the CPT for
the top-level system, to make it shorter and more readable. In addition, the intermediate CPTs can be
expanded and simplified incrementally by Isabelle, and used in their simplified form when computing
the CPT for the next level up. This generally results in more efficient simplification. Another benefit of
producing intermediate CPTs is the detection of incompatibilities early during the simplification phase.
Moreover, this indicates the group of components at fault and helps localize the error.
Isabelle is a proof assistant, but not a fully-automatic tool. We have therefore implemented in Isabelle
a set of functions (keyword simulink) which result in the generated CPTs being expanded and simplified
automatically. By expansion we mean replacing the serial, parallel, and feedback composition operators
based on the Lemmas 1 and 2. By simplification we mean simplifying the resulting formulas, e.g., by
eliminating quantifiers and internal variables. The goal is to obtain for the top-level system a single atomic
predicate transformer which only refers to the external input, output, and state/next state variables of
the system (and not to the internal wires of the diagram).
For instance, when executed on our running example (Fig.2) with the IT option, the tool produces
the Isabelle code:
simulink DelaySum = feedback((Add ‖ Id) ◦ UnitDelay ◦ (Split ‖ Id))
simulink Counter = (Const(1) ‖ Id) ◦ DelaySum ◦ (Scope ‖ Id)
When executed in Isabelle, this code automatically generates the definitions (2) as well as the simplifi-
cation theorems (3), and automatically proves these theorems.
As another example, when we run the tool on the example of Fig.5, we obtain the theorem ConstDiv =
{x : false}, which states that the system has no legal inputs. This indicates incompatibility, due to
performing a division by zero.
The generated simulink declarations preserve the name of the block instance they map, therefore
enforcing the traceability of the translation.
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FP IT NFBT
PHBD FHBD PHBD FHBD IO-PHBD IO-FHBD
Lcpt 731 598 1317 1546 1325 1303 2455
Ncpt 2 1 2 1 6 6 4
Readability medium medium medium medium high high low
Texp 0.095 0.114 0.120 0.154 0.193 0.199 0.102
Pexp 0.013 0.016 0.024 0.017 0.018 0.017 0.107
Nquant 11 9 19 21 20 20 0
Ttot 0.247 0.312 0.220 0.338 0.263 0.274 0.072
Psimp 0.01 0.0 0.0 0.0 0.0 0.0 0
Table 1: Evaluation results for the running example (Fig.2).
FP IT NFBT
PHBD FHBD PHBD FHBD IO-PHBD IO-FHBD
Lcpt 17191 15955 141989 167291 155871 189581 33372
Ncpt 6 1 6 1 84 84 101
Texp ∞ ∞ ∞ ∞ 1809.184 ∞ 5.564
Pexp - - - - ∞ - 27.017
Nquant - - - - - - 0
Ttot - - - - 3393.787 3892.872 14.089
Psimp - - - - 1.756 2.795 1.140
Lsimp - - - - 41047 45761 21243
Table 2: Evaluation results for the FCS Simulink model [11,12].
5.2 Evaluation
We present evaluation results from two case studies: the running example (Fig.2) and the Fuel Control
System (FCS) model described in [11,12]. FCS solves the problem of maintaining the ratio of air mass and
injected fuel at the stoichiometric value [5], i.e., enough air is provided to completely burn the fuel in a
car’s engine. This control problem has important implications on lowering pollution and improving engine
performance. Three designs are presented in [11,12], modeled in Simulink, Hybrid I/O Automata [16]
and Polynomial Hybrid I/O Automata [9]. We evaluate our approach on the Simulink model, available
from http://cps-vo.org/group/ARCH/benchmarks. The model has a 3-level hierarchy with a total of
70 block instances (65 basic blocks and 5 subsystems), connected by 82 wires, of which 8 feedbacks.
We evaluate the three translation strategies with the options: FP without/with flattening (PHBD/FHBD),
IT without/with flattening and without/with io option (IO), and NFBT. NFBT by construction gen-
erates intermediate outputs and does not preserve the structure of the hierarchy in the result, thus, its
result is identical with/without the options. The results from the running example are shown in Table 1
and from the FCS model in Table 2. Table 3 shows results from the largest flat subsystem of the FCS
model. This subsystem has 35 basic blocks and 47 wires.
The evaluation criteria are: (1) Lcpt: length of the produced CPTs (# characters), (2) Ncpt: number
of generated CPTs, (3) readability, (4) Texp and Pexp: times required for the expansion of CPTs and
for the printing of the top-level formula, (5) Nquant: number of quantifiers in the top-level formula, (6)
Ttot: total time needed for expansion and simplification, (7) Psimp: time to print the simplified formula,
(8) Lsimp: length of the simplified formula (# chars). All times are in seconds. The translation time
itself (i.e., the time to process the Simulink file and generate the Isabelle file) is negligible for all three
strategies (at most one fifth of a second) and therefore not reported. We present separately times to
expand/simplify and times to print the formulas, since printing takes significant time in the Isabelle/ML
framework.
Readability is subjective, of course, and our measures are relative. Readability is higher in the incre-
mental strategy with io option, since the intermediate outputs allows to parse the result step by step.
Readability is low in NFBT because this method decomposes blocks and does not preserve the hierarchy
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FP IT NFBT
PHBD IO-PHBD
Lcpt 13042 88059 85116 19258
Ncpt 1 1 47 56
Texp 32.197 287.874 243.86 3.029
Pexp 456.758 371.601 276.799 4.527
Lexp 176229 176229 216674 209125
Nquant 176 176 193 0
Ttot 1689.427 1401.053 969.684 5.524
Psimp 0.603 0.571 0.525 0.327
Lsimp 35115 17577 17577 17303
Table 3: Evaluation results for the largest subsystem of the FCS model.
of the original model. For this reason, and even though NFBT is superior in terms of efficiency, the other
methods are still interesting to pursue and improve as part of future work.
The ∞ symbol denotes timeout after two hours of computation. The reason Isabelle fails to expand
or print some formulas is that they become too large. Also, expansion involves more than just inlining,
e.g., renaming variables appropriately due to quantifiers. We note that feedback({p} ◦ [r]) expands to
a formula with length roughly equal to (3 · |p| + |r|) + (|p| + 2 · |r|). Similarly, feedback introduces
3 + 3 · Nquant(p) +Nquant(r) quantifiers in the precondition and 3 +Nquant(p) + 2 · Nquant(r) in the
relation. Note also that a feedback wire can transfer an array of n values, which is translated by our tool
as n successive applications of feedback.
Observe (Table 2) that with IO-PHBD Isabelle manages to expand the CPTs (into an internal data
structure) after about 30 mins, but not to print the expanded formula. However, the expanded formula
can be simplified in less than 30 mins and the simplified formula can be printed in less than 2 secs. In the
case of NFBT, everything (expansion+simplification+printing) takes less than a sec. The final simplified
formulas are in all cases quantifier-free.
6 Related Work
A plethora of work exists on translating Simulink models to various target languages, for verification
purposes or for code-generation purposes. Although some of these works have ultimate goals similar
to ours (e.g., verification), to the best of our knowledge, none of them studies the same problem that
we study in this paper: the different ways to translate HBDs into a compositional algebra with serial,
parallel, and feedback composition operators.
Primarily focusing on verification and targeting discrete-time fragments of Simulink, existing works
describe translations to BIP [21], NuSMV [18], or Lustre [23]. Other works study transformation of
continuous-time Simulink to Timed Interval Calculus [4], Function Blocks [10], I/O Extended Finite
Automata [24], or Hybrid CSP [25]. The Stateflow module of Simulink, which allows to model hierarchical
state machines, has been the subject of translation to hybrid automata [1,17].
Contract-based frameworks for Simulink are described in [3,20]. Although these works are related to
ours, they do not solve the same problem as explained above. [3] uses pre/post-conditions as contracts for
discrete-time Simulink blocks and SDF graphs [13] to represent Simulink diagrams. Then sequential code
is generated from the SDF graph, and the code is verified using traditional refinement-based techniques [2]
and the Z3 SMT solver [6]. In [20] Simulink blocks are annotated with rich types (separate constraints
on inputs and outputs, but no relations between inputs and outputs which is possible in our framework).
Then the SimCheck tool extracts verification conditions from the Simulink model and the annotations,
and submits them to the Yices SMT solver [8] for verification.
Modular code generation methods for Simulink models are described in [15,14]. The main technical
problem solved there is how to cluster subsystems in as few clusters as possible without introducing false
input-output dependencies.
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7 Conclusion
In this paper we tackle the problem of translating Simulink diagrams (and more generally, hierarchical
block diagrams) into a compositional framework: an algebra of atomic systems composed in series, paral-
lel, or feedback. The challenge comes from the fact that there are many ways to translate a diagram into a
term in this algebra, with different tradeoffs. Three translation strategies are proposed and implemented
in a compiler that generates verifiable Isabelle code. These strategies are illustrated on a simple example
and evaluated on a real-life Simulink model from Toyota.
Two intuitive translation strategies are first considered: the feedback-parallel translation and the
incremental translation. These strategies have the benefit of producing relatively readable composite
predicate transformers, which can be traced back to the structure of the original diagram. Unfortunately,
expansion and simplification of the CPTs resulting from these translations do not scale well in Isabelle.
The culprits are the length of the predicate transformers and the feedback composition operators that
introduce quantifiers and are resource consuming. A third strategy – feedbackless – was designed to
handle this scalability issue by avoiding feedback altogether. The measurements obtained show that the
feedbackless method is by far the most efficient on all examples we tried. The drawback of the feedbackless
method is that it decomposes the blocks of the original diagram, which renders this blocks difficult to
identify in the produced CPTs. In consequence, the resulting expressions are harder to understand and
diagnose in case of errors.
Future work directions include: (1) studying other translation strategies; (2) improving the automated
simplification methods within Isabelle or other solvers; (3) extending the tool to handle a larger subset
of Simulink; (4) extending the tool with automatic verification methods (model-checking requirements
against the top-level CPT); and (5) extending the tool with fault localization methods whenever the
compatibility or verification checks fail.
Another interesting question regards the semantical equivalence of the CPTs generated by the various
strategies and options. We proved in Isabelle that the final simplified formulas are equivalent, for the
running example as well as for several other examples and subsystems of the FCS model, including the
largest subsystem reported in Table 3. It is future work to prove a meta-theorem that states that these
equivalences hold by construction on any algebraic-loop-free example.
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